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Fast-Transient Radiation-Hardened Low-Dropout
Voltage Regulator for Space Applications
Hua Fan, Member, IEEE, Lang Feng, Yuanjun Cen, Zheng Fang, Yongkai Li, Xu Qi,
Quanyuan Feng, Senior Member, IEEE, Umberto Gatti, Senior Member, IEEE, Qi Wei,
and Hadi Heidari Senior Member, IEEE
Abstract—This paper presents a fast-transient radiation-
hardened low-dropout (LDO) voltage regulator integrated in
a standard 0.6 µm BiCMOS technology for space and other
harsh radiation environments applications. The fabricated LDO
consumes 150 µA quiescent current at 6 A maximum output
current. A low dropout voltage of 300 mV which corresponds to
an ultra-low RDS(ON) resistance of 50 m⌦ is realized by accu-
rate modeling. A separate fast-transient response circuit under
narrow-bandwidth condition is proposed to improve the output
voltage transient speed. It operates from an input voltage range
of 2.8 V to 5.5 V and provides an output voltage of 2.5 V, with
output voltage accuracy of ±2%. The proposed LDO achieves
a successful line regulation of 1 mV/V, and a load regulation of
2.16 mV/A. Effective radiation-hardened layout techniques are
applied to realise high area-efficient LDO chip, whose total area
including pads is 5.35 mm
2
, which represents only about one-
third area of similar radiation-hardened products. Furthermore,
a special set of Total ionising dose (TID) experiments and
single event latch-up (SEL) experiments were performed. The
measurement results show that the LDO can tolerate up to a
total ionising dose (TID) of 150 krad (Si) and SEL immunity
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I. INTRODUCTION
E
Nergy management and optimization is one of the vital
challenges for the battery-powered systems in the space
environment such as satellites, launchers and space vehicles
operating under harsh conditions with any chance to tolerate
any hardware failures. Such systems more frequently face
harsh environmental stress such as vibrations, shocks and
extreme temperatures in space environment [1]–[3]. On the
other hand, in the space environment, flux of high energetic
charged particles and gamma rays leads to total ionisation
dose (TID) effects in electronic circuits [4], [5], which cause a
degradation in performance. Also, the single event effect (SEE)
which is the result of a single particle depositing sufficient
energy will cause irreparable damage in an electronic device
[6]. Hence, the availability of radiation-hardened methodolo-
gies offers the possibility of integrated circuits for space
applications which include both analog and digital functions of
increasing complexity. In this manner, the radiation-hardness
of voltage regulator and reference circuits is crucial in the
power management unit of space systems [7], [8]. Low-
dropout (LDO) regulator provides a constant voltage source,
and it is commonly the most essential component in power
management modules in space applications [9]–[12].
Table. I shows requirements on total ionising dose (TID)
related to different satellite orbits, which is typical require-
ments for space missions of China. According to standards of
in Table. I, for high-earth orbit satellite with a lifetime greater
than 12 years, the chip must resist 100 krad (Si) of TID. More-
over, in this high-voltage regulator design, surely that large
size transistor with channel length greater than 0.5 µm must
be used. Under this circumstance, In general, forward-biased
diode, reverse-biased diode, bipolar, power transistor, JFET,
MOSFET, and so on can have different resiliency depending
on which materials they are made of. For example, bipolar in
Silicon is very prone to radiation (the base current increases
and the gain degrades, etc.), but bipolar in SiGe overcomes
these limitations. Same considerations for MOSFET. If they
are fabricated in SOI, they will exhibit better resiliency than
those in normal Silicon. Fig. 1 summarises the total dose sen-
sitivity of various common large size semiconductor devices.
Generally speaking, for linear IC like LDO, bipolar (especially
vertical ones) can resist TID up to 10 krad (Si), but for MOS,
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TABLE I
REQUIREMENTS ON TOTAL IONISING DOSE (TID) AND SINGLE EVENT LATCH-UP (SEL) WITH DIFFERENT ORBITS AND LIFETIME
Orbit of Satellite Lifetime Acceptable TID Unacceptable TID Acceptable SEL Unacceptable SEL
years krad (Si) krad (Si) MeV/(mg/cm2) MeV/(mg/cm2)
High-earth orbit 12⇠15 100 <50 75 <75
















Diode (Forward Biasd) (Si)
Diode (Reverse Biased) (Si)
Bipolar Transistor (Si)
Bipolar Power Transistor (Si)
JFET (Si)
Performance degradation begins to appear and may lose
validity under certain applications
Severe performance degradation occurs, high probability
of losing validity
rad (Si) rad (Si) rad (Si) rad (Si) rad (Si) rad (Si) rad (Si)
Fig. 1. Diagram of total dose sensitivity of various semiconductor devices.
especially for that one with thick oxides, TID of scarcely
0.5 krad (Si) leads to intense degradation of performance.
Therefore, the bipolar device is much more suitable for TID in
radiation environment [13], and thus bipolar LDO regulators
are of interest for avionics applications because of its much
better radiation tolerance resiliency compared to the CMOS
technology [14]. Many of them have been in use successfully
in space environments for over 10 years. As an alternative to
bipolar, the SiGe BiCMOS technology also has application
for mixed-signal circuits in emerging extreme environment,
since it has stronger TID resilience than the pure BiCMOS at
expense of an higher price [15], [16].
On the other hand, as spacecraft designers use increasing
numbers of commercial and emerging technology devices to
meet stringent performance, testing of such devices for suscep-
tibility to SEE has assumed ever greater importance. The most
advanced heavy ion accelerator can provide 209 Bi particles for
single event latch-up (SEL) experiments. Recent experience
in satellite design has also emphasized the innovations on
circuit or layout in order to avoid the traditional bulky and
costly protective “warm boxes” or “electronics vaults”, for
example, triple modular redundancy is an effective method to
prevent the single event upset [17], furthermore, special layout
considerations are needed, in this work, a simple and well-
shaped layout is proposed to achieve a high area efficiency.
In this work, the goal is to design a fast-transient radiation-
hardened LDO for high-earth orbit satellite applications which






















Fig. 2. The functional block diagram of proposed LDO.
ergy transfer (LET) of SEL immunity. The key contributions
of this work can be summarised as follows:
1) An area-efficient ultra low dropout voltage of 300 mV
has been achieved by implementing several strategies
including circuit design, package, etc; The maximum
output current reaches the considerable amount of 6 A;
2) An LDO with feed-forward fast-transient response de-
sign and class AB driver is proposed to improve the
output voltage transient speed under abrupt changes of
the output current;
3) It is worth mentioning that the fast-transient radiation-
hardened LDO for high-earth orbit satellite applications
proposed in this work is a milestone and exhibits a great
impact on the aerospace industry of China.
The paper is organised as follows: Section II and Section
III describe the circuit design and the main features of the
proposed LDO. Section IV shows the layout proposed in this
work to improve the radiation tolerance resiliency. Section
V introduces the space metal package applied in this work.
Section VI discusses the collected experimental results, while
the key outcomes are finally summarised in Section VII.
II. SYSTEM OVERVIEW
Fig. 2 shows the functional block diagram of the LDO. The
VIN terminal is an input to the regulator, the VOUT terminal
provides an output for the load. The LDO chip provides 2.5
V output voltage. The bandgap voltage is typically 1.2 V.
The EN terminal is an input which enables or shuts down
the device. The comparator makes comparison between the
bandgap reference and the fraction of the desired output
voltage value, then the PG terminal provides indication for
the post-stage circuit. Because the PMOS device behaves
as a low-resistance resistor, the dropout voltage is very low
(typically 300 mV at an output current of 6A). Additionally,
since PMOS power transisotr is a voltage-driven device, the
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quiescent current is typically 150 µA at 6 A maximum output
current. It is worth mentioning that this LDO is designed
to have fast-transient response for large load current changes
and also features thermal shutdown protection, under-voltage
protection (UVLO) and over-current protection.
III. CIRCUIT DESIGN
Since Fig. 2 is the functional block diagram of proposed
LDO, in which the error amplifier and the driver are the most
important two sub-blocks. Then, this section introduces the
current sense, the error amplifier, the driver and fast transient
enhancement design in details.
A. Fast-Transient Response Design
Fig. 3 (a) shows the design proposed featuring fast-transient
response, when the output voltage changes dramatically, the
drive current immediately changes to improve the slew rate
and reduce the LDO undershoot and overshoot. It is based on
a classic architecture in which the transient response speed
is improved from the following two perspectives: Firstly, the
feed-forward path introduced by the Q5 can reduce the loop
response time. In the case of dramatic change of output
voltage, the change of output directly reflects on emitter of
Q5, alters the base voltages of transistors Q6, Q7, Q10 and
Q12, then adjusts the input current of the driver so as to
adjust the gate voltage of the power transistor MP, finally,
skips the operational amplifier, thereby reduces the loop delay,
and improves the transient response speed; Secondly, class-AB
driver is used to improve the transient response speed.
B. Loop Stability Considerations
The LDO has been designed for high stability and low
drop out operation. The device requires a minimum of 1 µF
input capacitor and requires the use of output capacitor for
frequency compensation. It requires a minimum of 100 µF
output capacitor CL to ensure stability, but CL is suggested
to be small to improve the response time. Thus, there is a
contradiction between the stability and the transient-response
improvement. There are many ways to speed up the transient
response of LDO. An approach proposed in [18] uses a 600-pF
on-chip capacitor to reduce the output voltage ripple, unfortu-
nately, this bulky capacitor does not meet the power saving and
area-limited requirements of SOC designs. In [19], an active-
frequency compensation scheme is applied to extend the loop
bandwidth drastically, and the required on-chip capacitance is
reduced to 0.4 pF. In [11], an inverter-based dynamic loop
is added to alter the bias current of amplifier according to
the load in order to improve the transient response, but has
increased the circuit complexity. With regard to the above
concerns, in this work, fast-transient response is designed
independently under the condition of narrow loop bandwidth,
the proposed transient enhancement scheme can greatly boost
the transient response and only require small additional circuit
on a typical LDO configuration.
As shown in Fig. 3 (a), the main loop consists mainly of
an operational amplifier, transient enhancement circuit (which
includes a feed-forward path and a discharge path), a class-
AB driver and an output power transistor. The amplifier is a
second-stage amplifier with Miller compensation. The class-
AB driver improves the bidirectional slew rate of the output
power transistor. The equivalent small signal model of Fig. 3
(a) is shown in Fig. 3 (b), where gm1 and gm2 is the first-
stage and the second-stage transconductance of the amplifier,
respectively, gm3 is the equivalent transconductance of the
class-AB driver, and Gmp is the transconductance of the
power transistor, roeq is the parallel resistance of the power
transistor and the load. When the feedback loop is open, the
transfer function T(S) of the loop is derived as in Eq. 1, here,
Aopenloop is the open-loop gain of the amplifier, obviously,
Aopenloop = gm1 · ro1 · gm2 · ro2 ·Gmp · roeq , F is the feedback
factor, referred as Rf2
Rf1+Rf2
. In total, three poles and two zeros
exist in the whole system (Eq. 2 ⇠ Eq. 6): amplifier with
Miller compensation provides one low-frequency main pole
(Eq. 2), one high-frequency pole (Eq. 4) and one zero (Eq. 6),
another pole is contributed by the output capacitor and output
equivalent resistance (Eq. 3), the other ESR zero is caused by
the output capacitor and its series resistance (Eq. 5).
P 3dB =
1
















2⇡ ·Rc · Cc
(6)













In order to ensure loop stability with different load, Miller
compensation capacitor is applied to push the high-frequency
pole as far as possible, so that there is only one pole in
the whole loop. Assuming that only one pole is within the




and P1nd < P2nd, then PM ⇡ 90  (Eq. 7). For
!u = Aopenloop · F · P 3dB = F ·gm1·Gmp·roeq2⇡·Cc , it must satisfy
roeq·CL
ro2




this case, the pole and zero distribution of the system loop is
shown in Fig. 3 (c).
The simulation results of loop gain and phase are shown
in Fig. 4, which validate the aforementioned analysis and
derivations. The bandwidth and phase margin of loop is 2.3
kHz and 56 degrees without load respectively; In case of full
load, the bandwidth and phase margin of loop is 2.5 kHz and
87 degrees. In this work, system bandwidth is sacrificed for
system stability, resulting in excessive phase margin.
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Fig. 3. (a) Block diagram of the proposed LDO with fast-transient response; (b) equivalent small signal circuit model; and (c) pole and zero distribution of
the system loop.






















































































Fig. 4. Simulation result of loop gain.
C. Bandgap Voltage Reference Circuit
A precise bandgap voltage reference is an essential com-
ponent in a variety of analog and mixed signal electronic



































Fig. 5. The whole circuit of the bandgap reference.
of an amplifier, then the complexity of the circuit is decreased
as well. Considering now the circuit of Fig. 5, the proposed
second-order compensated bandgap reference consists of a
PTAT current generator, a bandgap circuit and a second-order
curvature compensation circuit.
The PTAT current generator consists of Q1, Q2, Q3, Q4 and
R2, here, IC1 = IC3, IC2 = IC4, IS1 = 4IS3 and IS4 = 4IS2,
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In Eq. (8),  VBE2,4 = VBE2 VBE4 and  VBE3,1 = VBE3 
VBE1.
The bandgap generator consists of Q5, Q6, Q7, Q8, Q10,
Q16 and R3, R4, R5, where R5 is an adjustable resistor for
trimming, here, the ratio of Q5 to Q6 is 8:1, then bandgap
voltage VBE6 is generated as follows:











The second-order curvature compensation circuit is com-
posed of Q11, Q12, Q13, Q14 and R6, R7, R8. The collector
current of Q14 (I14) which goes through R8 is a second-order
compensation component, superimposed on the reference volt-
age VBG to finally form a compensated reference voltage
VREF . During the derivation, all base currents are ignored:





































































Therefore, the final bandgap reference voltage is :




















In (16), the second-order temperature compensation is gen-
erated. Finally, conventional poly fuse trimming is applied
on resistor R5 in order to calibrate the drift of the bandgap
reference caused by the mismatch. The minimum step for
trimming is 1 mV, the optimum temperature coefficient is
Fig. 6. Simulated Bandgap output voltage with first-order (top) and second-
order (bottom) compensation.
achieved by 6 separate trimming points including 1 mV, 2
mV, 4 mV, 8 mV, 16 mV and 32 mV.
Fig. 6 shows the nominal simulation of the bandgap output
voltage, for a temperature swept from  55 C to 125 C. Before
the second-order curvature compensation, the typical value of
bandgap is 1.225 V, the variance of bandgap voltage with tem-
perature is 4.968 mV, corresponding to the percent change in
bandgap voltage of 0.4%, therefore, the temperature coefficient
(TC) is 22.5 ppm/ C; After the curvature compensation, the
typical value of bandgap is 1.201 V, the variance of bandgap
voltage with temperature is only 1.296 mV (0.1% change in
bandgap voltage), therefore, the TC has been dropped to 6
ppm/ C with the curvature compensation.
IV. LAYOUT
The effects of radiation on transistors can easily com-
promise the correct behaviour of analog blocks. Therefore,
special layout considerations are needed. As concerns the
TID tolerance, at first, Fig. 7 (a) and Fig. 7 (b) show the
conventional ring-gate layout designs used to mitigate the
effect [20], [21], in that case, routing will become much more
complicated, and it is difficult to calculate the W/L ratio of
MOS device accurately. Furthermore, it is clear that the use
of n-channel MOSFETs always leads a significant increase
in subthreshold leakage current with increasing total-dose
irradiation. Therefore, adjusting the substrate voltage should
increase the threshold voltage Vth to improve the radiation
hardness [22]. Fig. 7 (c) shows the improved NMOS ring-
gate layout applied in this work. In Fig. 7 (c), ring-gate
surrounds the drain region, and since the field oxide region
is only adjacent to the N+ active region, internal leakage will
not occur. Moreover, adjacent NMOS transistors with guard
rings will provide further isolation without parasitic MOS.
However, due to a large number of MOS transistors, ring-gate
layout cannot be applied to every device to prevent the total
dose effects. Therefore, other than ring-gate layout (Fig. 7 (c))
proposed is applied, conventional annular-gate and H-gate (not
shown here) are all used in the actual layout design.
For the PMOS power transistor, comb-shaped gate some-
times has been applied to improve the TID tolerance, as shown
in Fig. 8 (a). This design shows good performance in terms of
TID tolerance, but there are a large number of sharp corner,









Fig. 7. (a) Conventional NMOS ring-gate layout (circle); (b) Conventional

























Fig. 8. (a) Traditional comb-shaped gate for the PMOS power transistor; (b)
Proposed layout for the PMOS power transistor in this work.
and the resiliency for single event effect and ESD is not
satisfactory.
In order to prevent potential MOS parasitics appearing in the
field due to the total dose, after many trial and error process,
we found out the proposed layout design for PMOS power
transistor shown in Fig. 8 (b) as the best solution. Compared
with the comb-shaped gate, the proposed layout for PMOS
power transistor can decrease the routing complexity greatly.
It is worth mentioning that the layout proposed is much
more area-efficient than the similar product in [23], the total
area including pads in this work is only 5.35 mm2 (1.37mm
⇥ 3.91mm), while the total area of similar radiation-hardened
product in [23] is 17.82 mm2, also, measured TID and SEL
tolerance in this work shows significant benefits with respect
to [23].
V. SPACE HERMETIC METAL PACKAGES
In the dropout region, the power transistor acts like a
resistor with a value equal to the drain-to-source on resistance,
RDS(ON). Typically, RDS(ON) includes resistance from the
power transistor, on-chip interconnects, bondwires and pack-
age leads. So, in this work, the package is carefully designed
to realise a 300 mV ultra-low dropout voltage with a 6 A load
current even when packaged.
In general, hermetically sealed metal package is applied
for space and military applications. There are two methods
for the interconnection between the chip and the substrate,
that is, conductive adhesive and eutectic welding. Compared
with conductive adhesive, the eutectic welding is especially
much more suitable for the welding of extreme environmental
requirements.
Since the Au80Sn20 alloy solder has excellent properties
such as high strength, high thermal conductivity and fluxfree
at soldering, it has been widely used in space qualified device
[24]. The use of a molybdenum (Mo) substrate allows high-
temperature operation.
Internally, the conductor material used for package electrical
routing is tungsten (W), and the bondwires are made of Au.
To decrease the resistance of wire, bondwires are in parallel
connection, 9 1-mm gold wires constitute RBOND1 (left of
Fig. 9 (a)), and 6 1.5-mm gold wires constitute RBOND2
(right of Fig. 9 (a)), where L, D and m refer to lead length,
bondwire diameter, and number of bondwires in parallel
connection respectively, RAu1, RAu2 refer to resistance of a
single bondwire.
Fig. 9 (b) shows the equivalent resistance contribution in
the ceramic package, RSILICON is the on-resistance of the
LDO, RBOND1 is the bondwire equivalent resistance between
the chip and the ceramic substrate, RSUB corresponds to the
resistance of ceramic substrate, RBOND2 is the equivalent
resistance between the ceramic substrate and leadframe, and
RLEAD is the resistance of the lead. Finally, the total resistance
from input to output equal to 46.58 m⌦, accordingly, Table. II
summarises the packing materials and equivalent resistance.
TABLE II
DESCRIPTION OF PACKAGING MATERIALS AND EQUIVALENT RESISTANCE
Resistance name Details Equivalent Resistance
RSILICON PMOS on resistance 21m⌦
RBOND1 Au (Diameter=50µm) 1.44m⌦
RSUB Wu is plated with







is plated with Au
(1µm) and Ni (4µm)
3.1m⌦
VI. EXPERIMENT RESULTS
The proposed LDO regulator was fabricated using the 0.6-
µm BiCMOS technology. Fig. 10 shows the chip photo. The
whole area of prototype is 1.37mm ⇥ 3.91mm including pads
(core area is 0.944mm ⇥ 3.54mm=3.34 mm2). The size of the
power transistor is 400000µm/0.6µm to provide high output
current. The dropout voltage is 300 mV.
The chip has fast-transient response for large load current
changes. Fig. 11 shows the undershoot and the overshoot
output voltages of the proposed LDO regulator are 45 and
45 mV respectively, with its settling time of 50 µs.
The performance of the proposed LDO keeps constant over
the whole temperature range.
As shown in Fig. 12(a), the variance of quiescent current is
about 56 µA over the whole temperature range from  55 C
to 125 C and in Fig. 12(b), the variance of VOUT is smaller
than 0.12% over the whole temperature range. It is worth
mentioning that quiescent current and output voltage shifts in
Fig. 12 were measured before radiation, because the irradiation
environment does not provide low and high temperatures test.
Fig. 13 (a) illustrates the measured load regulation perfor-
mance of the proposed architecture for load current variation
from 1 mA load current to 6 A load current. The variance
of VOUT is 13 mV, and the LDO achieves 2.16 mV/A load






















































Fig. 9. (a) Metal package of the proposed LDO chip; (b) Total resistance

























Fig. 10. The fabricated LDO microphotograph: whole chip including pads.
regulation. The line regulation results of the LDO is depicted
in Fig. 13 (b). With a load current IOUT of 1 mA, VIN changes
from 3.5 V to 5.5 V, the variance of VOUT is 2 mV, the
proposed LDO achieves less than 1 mV/V line regulation.
The irradiations were performed using a Cobalt-60 gamma













Fig. 11. Measured transient response for 6 A load current.
Fig. 12. (a) Quiescent Current (b) Output Voltage shifts versus Temperature.
Fig. 13. (a) Measured load regulation; (b) Measured line regulation.
 
Fig. 14. Drain current of test NMOS sample with the total ionizing dose.
Fig. 15. Vth variance of three test NMOS samples with the total ionizing
dose.
variance of NMOS with the total ionising dose respectively.
Test NMOS sample has shown that the drain current almost
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Fig. 17. Measurement Setup of Heavy Ion Research Facility.
remained stable at the total-dose of about 80 krad (Si) and Vth
did not have obvious fluctuation at the total-dose of about 150
krad (Si), which demonstrates that the layout applied in this
work is effective enough to resist total dose effect.
In TID experiments, the chip was irradiated by a 60Co
source at room temperature at dose rate of 6 rad (Si)/s under
bias. Fig. 16 reflects the resilience to total-dose effects. In
Fig. 16 (a), the output voltage VOUT measured at an input
voltage of 5 V increases monotonically with dose for exposure
up to 150 krad (Si), till 200 krad (Si), the change in VOUT
increases dramatically as it is not be able to provide a stable
output voltage of 2.5 V. Also, in Fig. 16 (b), the quiescent
current Iq increases dramatically for exposure up to 150 krad
(Si). Results of Fig. 16 demonstrate that the LDO is qualified
to 150 krad(Si) and can satisfy demands for high-earth orbit
satellite applications.
Heavy ion tests were completed by using the advanced
heavy ion accelerator. The set-up is shown in Fig. 17, it
can provide five kinds of particles (proton, 12C, 86Kr, 112Sn,
and 209Bi) for all series experiments. The experiment data
for radiation-hardened chip were obtained using 209Bi ions
and the maximum LET of 209Bi applied in the experiment is
able to achieve at the value of 99.8 MeV/(mg/cm2). All tests
were conducted in the air under the normal incidence. Fig.
18 shows measured output voltage VOUT and IVDD versus
radiation exposure at an LET of 99.8 MeV/(mg/cm2), it can
be seen that sudden transients do not occur for the output
voltage VOUT and the current of power supply IVDD. The
maximum variance of VOUT is only 0.4%.
Some similar commercial products and academic research
works are compared with the proposed LDO, as shown in
Fig. 18. Measured output voltage VOUT (a) and power supply current IVDD
(b) versus radiation exposure at an LET of 99.8 MeV/(mg/cm2).
Table III. Among all the products, the proposed LDO can
provide the maximum 6 A output current and can tolerate
up to single event latch-up immunity at a linear energy
transfer (LET) of 99.8 MeV/(mg/cm2). Compared with similar
product exploiting radiation-hardened design, this work has
much better area efficiency. The total area including pads in
this work is 5.35 mm2, only about one-third area of similar
radiation-hardened products of [23], whose area is 17.82 mm2,
also, measured TID and SEL tolerance in this work show
significant benefits with respect to [23], which demonstrate
the advantages of adopting radiation-hardened layout design.
Academic research work [25] can achieve low dropout voltage
and good load regulation, but 29.7 mV of low dropout voltage
in [25] is realized by NMOS power transistor, which needs
dual power supplies, then increases the system complexity, and
[25] does not provide the data of VOUT when IOUT is smaller
than 30 mA. Also, [25] does not consider the wide temperature
operation and radiation hardness design. [26] has achieved
a maximum 3A output current with excellent line and load
regulation, but the quiescent current reaches 3 mA. [27] and
[28] have better total ionising dose because their pure bipolar
technology, but the dropout voltage and quiescent current are
much larger, also, the line regulation of [27] is worse than
the proposed product. Although [29] has achieved the similar
line and load regulation, but no radiation hardness design is
considered in [29].
VII. SUMMARY
This LDO proposed is intended for space and harsh ra-
diation environments. Novel layout-level radiation-hardened
techniques are employed to improve the radiation tolerant
abilities. The radiation experiments show that the circuit
survived a 150 krad(Si) total ionizing dose without degradation
in function, and the LDO achieves SEL immunity at a linear
energy transfer (LET) of 99.8 MeV/(mg/cm2).
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TABLE III
PERFORMANCE COMPARISON WITH THE STATE-OF-THE-ART
This work [29] [23] [27] [28] [26] [25]
Supply Voltage (V) 2.8 ⇠ 5.5 2.8 ⇠ 5.5 1.5 ⇠ 7 3 ⇠ 12 2.9 ⇠ 6.5 2.2 ⇠ 5.5 1.05 ⇠ 2.0
Maximum Output Current (A) 6 5 3 3 3 3 0.3
Technology BiCMOS BiCMOS BiCMOS Bipolar Bipolar BiCMOS CMOS
Operating temperature ( C)  55 ⇠ 125  40 ⇠ 125  55 ⇠ 125  55 ⇠ 125  55 ⇠ 125  55 ⇠ 125 27
Output voltage accuracy (%) ±2 ±2 ±2 ±2 ±5 0.5 -
Quiescent Current (µA) 150 125 7000 100000 - 3000 120


























Load Reg. (mV) 13 21.8 25 12.5 - 1.6 1.8
Line Reg. (mV) 2 2 3 8.75 - 0.3 0.396
Single Event Latch-up 
MeV/mg/cm2
  99.8 - 85 FREE 84 - -
Total Ionizing Dose
(krad (Si))
150 - 100 300 1000 - -
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